

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
11 March 2004 (11.03.2004)


PCT

(10) International Publication Number
WO 2004/021553 A1

- (51) International Patent Classification⁷: H02M 3/18, 3/07, 7/25, 3/06
- (21) International Application Number: PCT/IB2003/003430
- (22) International Filing Date: 21 August 2003 (21.08.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
02102227.2 28 August 2002 (28.08.2002) EP
- (71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): RIEDEL, Friedbert [DE/DE]; c/o Philips Intellectual Property & Standards GmbH, Weisshausstr. 2, 52066 Aachen (DE). SPEIRS, Christopher, Rodd [AU/DE]; c/o Philips Intellectual Property & Standards GmbH, Weisshausstr. 2, 52066 Aachen (DE).
- (74) Agent: MEYER, Michael; Philips Intellectual Property & Standards GmbH, Weisshausstr. 2, 52066 Aachen (DE).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: VOLTAGE DOUBLER CIRCUIT



(57) Abstract: The invention relates to a voltage processing unit comprising an integrated charge pump 11 for multiplying a voltage V_x applied to an input of the integrated charge pump 11 by a predetermined factor X_m . In order to enable a multiplication of an available voltage by a desired factor with a reduced required area for the integrated charge pump, it is proposed that the voltage processing unit further comprises an external voltage doubling circuit 12 for amplifying an available voltage V_{dd} and for applying the amplified voltage V_x to the input of the integrated charge pump 11. The invention relates equally to a corresponding method.

WO 2004/021553 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Voltage processing unit

5

The invention relates to a voltage processing unit comprising an integrated charge pump, which integrated charge pump multiplies a voltage applied to its input by a predetermined factor.

10 The invention relates equally to a method for providing an amplified voltage

Integrated charge pumps which multiply an available voltage by a predetermined factor are known from the state of the art, e.g. as Dickson charge pumps. An improved fully integrated Dickson charge pump has been described by J. Shin et al. in "A New Charge Pump Without Degradation in Threshold Voltage Due to Body Effect.", IEEE J. Solid-
15 State Circuits, vol. 35, pp. 1227 - 1230, August 2000. The charge pump presented in this document consists of m-1 stages with m-1 capacitors and multiplies an input voltage Vdd by a factor m.

It is a disadvantage of such an integrated charge pump that it requires a large area, since the internal integrated m-1 capacitors take up most of the place in many technologies.

20

It is an object of the invention to enable a multiplication of an available voltage by a desired factor with a reduced required area of an employed integrated charge pump.

25 This object is reached according to the invention with a voltage processing unit which comprises an integrated charge pump for multiplying a voltage applied to an input of the integrated charge pump by a predetermined factor and which further comprises an external doubling circuit for amplifying an available voltage and for applying the amplified voltage to the input of the integrated charge pump.

30 The object of the invention is equally reached with a method for providing an amplified voltage. The proposed method comprises in a first step amplifying an available voltage

by means of a voltage doubling circuit. In a second step, the proposed method comprises multiplying the amplified voltage by a predetermined factor by means of an integrated charge pump.

The invention proceeds from the idea that an integrated charge pump
5 can be combined advantageously with a voltage doubling circuit, since this enables a significant reduction of the multiplication stages in the integrated charge pump while maintaining the desired total multiplication factor. In the ideal case, the available voltage is doubled by the voltage doubling circuit so that this doubled voltage can be used as input voltage for the integrated charge pump.
10 It is thus an advantage of the invention that it enables a reduction of the area of the integrated charge pump by up to one half for a desired amplification factor. Alternatively, the minimum of the voltage that has to be available for a desired output of a given integrated charge pump could be reduced significantly, e.g. to 1.8V.

Preferred embodiments of the invention become apparent from the dependent claims
15 In one preferred embodiment of the invention, the voltage doubling circuit is controlled by signals provided by the integrated charge pump. Integrated charge pumps are operated with pump signals which switch internal switching means. Depending on the type of the integrated charge pump, selected ones of these pump signals may be provided by the integrated charge pump to the voltage doubling circuit.
20 This allows to operate the voltage doubling circuit in coordination with the respective charge extracted from the voltage doubling circuit by the integrated charge pump.

In a further preferred embodiment of the invention, the voltage doubling circuit realize a voltage shifting by means of a single charged capacitor. State of the art voltage doubling circuits employ a minimum of two capacitors and up to six
25 switches, e.g. the voltage doubling circuit described by P. Favrat, P. Deval and M.J. Declercq in "A High-Efficiency CMOS Voltage Doubler", IEEE J. Solid-State Circuits, vol. 33, pp. 410-416,

March 1998. It is thus an advantage of the proposed embodiment of the invention that it only requires a single capacitor. This reduces the required overall
30 chip area and thus the costs even further. Nevertheless, a similarly good power

efficiency can be achieved when combining a voltage doubling circuit comprising a single capacitor with an integrated charge pump as when combining a voltage doubling circuit comprising two or more capacitors with an integrated charge pump.

As indicated in the cited document "A High-Efficiency CMOS
5 Voltage Doubler", the power efficiency of voltage doubling circuits depends on whether external or integrated capacitors are used, including the parasitic stray capacitances to ground. For a power efficiency of about 95%, external capacitors are preferred.

The invention can be employed in a variety of fields, for example for
10 realizing display drivers.

Other objects and features of the present invention will become apparent from the following detailed description considered in conjunction with the accompanying drawings, wherein

15

Fig. 1 schematically shows an embodiment of a voltage processing unit according to the invention; and

Fig. 2a) - d) are diagrams illustrating by way of example the operation of the voltage processing unit of figure 1.

20

Figure 1 depicts an embodiment of a voltage processing unit according to the invention, which is used for amplifying an available voltage by a desired factor.

The voltage processing unit of figure 1 comprises an integrated
25 internal charge pump 11 and a voltage doubling circuit 12.

The internal charge pump 11 can consist for example of a Dickson charge pump. It has a multiplication factor of X_m and a regulated output. The multiplication factor X_m , which may be adjustable, is about half of the desired total amplification factor of the voltage processing unit. The voltage output of the internal
30 charge pump is connected to a load 13, for example to a display of some device. The

internal charge pump 11 further comprises a signal output at which pump signals employed within the internal charge pump are provided to the outside.

The voltage doubling circuit 12 comprises an external capacitor C and an external charge pump 14 with a voltage source 15 providing a voltage Vdd, a
5 loadswitch lsw, a shiftswitch ssw and a control logic 16. It is understood that the voltage source 15 does not have to be included in the voltage processing unit of the invention itself, but could also be connected to it.

The voltage source 15 is connected on the one hand to ground Gnd and on the other hand via the loadswitch lsw to the input of the internal charge pump
10 11. The top plate of the capacitor C is equally connected to the input of the internal charge pump 11, while the bottom plate of the capacitor C is connected via the shiftswitch ssw either to ground Gnd or to the connection between the voltage source 15 and the loadswitch lsw.

The switches lsw, ssw are realized with PMOS transistors. When a
15 low signal sw is applied to the loadswitch lsw, the loadswitch lsw connects the voltage source 15 to the input of the internal charge pump 11. When a high signal sw is applied to the loadswitch lsw, the loadswitch lsw disconnects the voltage supply from the input of the internal charge pump 11. When a low signal sw is applied to the shiftswitch ssw, the shiftswitch ssw connects the capacitor C to ground Gnd. When a high signal sw is
20 applied to the shiftswitch ssw, the shiftswitch ssw connects the capacitor C to the voltage source 15.

The control logic 16, finally, comprises a counter and a trigger circuit. An input of the control logic 16 is connected to the signal output of the internal charge pump 11, while an output of the control logic 16 is connected on the one hand to
25 a control input of the loadswitch lsw and on the other hand to a control input of the shiftswitch ssw.

The operation of the voltage processing unit of figure 1 will now be described with reference to figures 2 a to d.

Figure 2a is a diagram illustrating pump signals "pump", which
30 are output at the signal output of the internal charge pump 11.

Figure 2b is a diagram illustrating a signal sw output by the control logic 16 upon receipt of the pump signals provided by the internal charge pump 11. The signal sw is applied to both of the switches lsw , ssw of the external charge pump 14.

5 Figure 2c is a diagram illustrating the voltage V_x applied by the voltage doubling circuit 12 to the input of the internal charge pump 11.

Figure 2d is a diagram illustrating the voltage V_y provided at the voltage output of the internal charge pump 11, when a load 13 is connected to this voltage output.

10 The course of each of the signals in figures 2a - 2d is shown over time and in this order for a precharge phase, a startup phase and a regulation phase, of which phases the precharge phase and the startup phase have a predetermined length.

During the entire precharge phase, the control logic 16 provides a low control signal sw to the loadswitch lsw and the shiftswitch ssw . Thus, the loadswitch lsw is closed and
 15 the shiftswitch ssw is connected to ground Gnd , and the external capacitor C is charged by the voltage source 15 of the external charge pump 14. At the end of the precharge phase, the potential at the top plate of capacitor C , and thus voltage V_x , is equal to the voltage V_{dd} provided by the voltage source 15. At the same time, the display load 13 is precharged to $V_y = V_{dd}$.

20 At the beginning of the startup phase, control signal sw is set high by the control logic 16. Therefore, the loadswitch lsw is opened and the shiftswitch ssw is connected to the voltage supply V_{dd} . Since the bottom plate of capacitor C is now connected to voltage source 15 and the capacitor C is fully charged, a voltage shifting takes place, shifting the top plate of the capacitor C in the ideal case to a potential of $2V_{dd}$. Thus, the vol-
 25 tage supply for the internal charge pump 11 is now in the ideal case $V_x = 2V_{dd}$.

The internal charge pump 11 multiplies the applied voltage V_x by the implemented multiplication factor X_m , and the display load 13 is continuously pumped up. The size of the external capacitor C should be at least in the same order as the size of the capacitance of the display load 13, because a pump up from V_{dd} to $X_m \times$
 30 $2V_{dd}$ would otherwise quickly discharge capacitor C completely.

In the startup phase, the internal charge pump 11 further supplies pump signals to the control input of the control logic 16. The counter of the control logic 16 counts in the startup phase a predetermined number k of received pump signals, and then starts a re-charging of capacitor C by providing briefly a low control signal sw to the loadswitch
5 lsw and the shiftswitch ssw again. Such a change from a high control signal sw to a low control signal after k pump signals and back to a high control signal sw after a short, predetermined period of time is repeated n times. In figure 2a, this is indicated by referencing to respective k pump signals by $k(1)$, $k(2)$, ... $k(n)$. The number n thus determines the length of the startup phase. It is determined dependent on the load 13 connected to the integrated charge pump 11 such that the voltage V_y provided at the output of
10 the internal charge pump 11 to the load 13 increases during the startup phase continuously from V_{dd} to a maximum of about $X_m \times 2V_{dd}$. After having recharged the capacitor C n times, a stable residual charge is reached on the capacitor C , since the load 13 has now been pumped up completely.

15 The repeated discharging and recharging of capacitor C during the startup phase while pumping up the load 13 is not visible directly in figure 2c, since the switching takes place so frequently that the resulting drawing and feeding of charge from and to the capacitor C is quite small. The curved form of voltage V_x between the respective recharging steps in figure 2c appears in measurement results due to the fact
20 that the switches lsw , ssw are not ideal. As can be seen in figure 2c, the influence of the non-ideal switches lsw , ssw is reduced as the display load 13 is pumped up to the maximum voltage $V_y = X_m \times 2V_{dd}$.

After the startup phase, the regulation phase of the internal charge pump 11 begins, in which the reached maximum voltage value or adjusted
25 voltage value of V_y is kept basically constant. In the regulation phase, typically only a single pumping operation in regular intervals is needed to hold the display load 13 on the regulated output voltage value, if the load 13 has a sufficiently high impedance. That is, the voltage V_y decreases slowly until the respective next pumping operation, which pumping operation results again in an increase of the voltage V_y . Thereby, a
30 slightly rippled voltage V_y is achieved, which varies around the maximum voltage of

$V_y = X_m \times 2V_{dd}$. It is to be noted that the ripples of the voltage V_y , which are very small compared to the maximum voltage of $V_y = X_m \times 2V_{dd}$, are not drawn to scale in figure 2. The control logic 16 is driven as before by corresponding pump signals provided at the signal output of the internal charge pump 11. Now, however, the few pump signals
5 are supplied to the trigger circuit of the control logic 16. The trigger circuit generates briefly a low control signal sw at every received pump signal before outputting a high control signal sw again. During each low control signal sw , the capacitor C is recharged. Thereby, a constant pulsed supply voltage V_x between close to V_{dd} and an ideal maximum voltage of $2V_{dd}$ exists for the internal charge pump 11.

10 In order to achieve a good power efficiency, the currents through the loadswitch lsw and the shiftswitch ssw are in the same order, and all other parasitic currents of the voltage doubling circuit 12 are minimized.

It is to be noted that the presented embodiment constitutes only a selected embodiment of the invention which can be varied in many ways.

15

CLAIMS

1. Voltage processing unit comprising an integrated charge pump for multiplying a voltage applied to an input of said integrated charge pump by a predetermined factor, characterized by an external voltage doubling circuit for
5 amplifying an available voltage and for applying said amplified voltage to said input of said integrated charge pump.
2. Voltage processing unit according to claim 1, wherein said voltage doubling circuit comprises control means controlling said voltage doubling
10 circuit, which control means are controlled by signals provided by said integrated charge pump.
3. Voltage processing unit according to claim 1 or 2, wherein said voltage doubling circuit comprises
- 15 - a capacitor, of which capacitor a first connection is connected to said input of said integrated charge pump;
- first switching means for connecting a voltage source to said input of said integrated charge pump when said first switching means are switched on;
- second switching means for connecting a second connection of said capacitor either
20 to ground or to a voltage source; and
- control means for providing control signals which alternately switch on the one hand said first switching means on and said second switching means to ground and on the other hand said first switching means off and said second switching means to a voltage source.

4. Voltage processing unit according to claim 3, wherein said control means comprise a counter for switching said first switching means on and said second switching means to ground each time after having received a predetermined number of signals from said integrated charge pump in a startup phase, and a trigger
5 circuit for switching said first switching means on and said second switching means to ground with each signal received from said integrated charge pump in a subsequent regulation phase.

5. Voltage processing unit according to claim 3 or 4, wherein
10 said first switching means and said second switching means are realized with PMOS transistors.

6. Voltage processing unit according to one of the preceding claims, wherein said integrated charge pump is an integrated Dickson charge pump.
15

7. Method for providing an amplified voltage, said method comprising amplifying an available voltage by means of a voltage doubling circuit and multiplying said amplified voltage by a predetermined factor by means of an integrated charge pump.
20

ABSTRACT:

The invention relates to a voltage processing unit comprising an integrated charge pump 11 for multiplying a voltage V_x applied to an input of the integrated charge pump 11 by a predetermined factor X_m . In order to enable a
5 multiplication of an available voltage by a desired factor with a reduced required area for the integrated charge pump, it is proposed that the voltage processing unit further comprises an external voltage doubling circuit 12 for amplifying an available voltage V_{dd} and for applying the amplified voltage V_x to the input of the integrated charge pump 11. The invention relates equally to a corresponding method.





FIG.1



INTERNATIONAL SEARCH REPORT

Intern. Application No

PCT/IB 03/03430

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H02M3/18 H02M3/07 H02M7/25 H02M3/06

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 493 486 A (CONNELL LAWRENCE E ET AL) 20 February 1996 (1996-02-20) column 2, line 31 -column 6, line 9 ---	1-7
X	US 5 339 236 A (TAMAGAWA AKIO) 16 August 1994 (1994-08-16) column 2, line 45 -column 5, line 16 ---	1-7
X	US 4 777 577 A (BINGHAM DAVID ET AL) 11 October 1988 (1988-10-11) column 3, line 52 -column 5, line 68 ---	1-7
A	US 5 532 916 A (TAMAGAWA AKIO) 2 July 1996 (1996-07-02) column 5, line 6 -column 7, line 8 -----	1-7

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

24 November 2003

Date of mailing of the international search report

20/01/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Villafuerte Abrego

INTERNATIONAL SEARCH REPORT

Information on patent family members

Interna

Application No

PCT/IB 03/03430

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5493486	A	20-02-1996	AU 4768396 A CN 1148446 A ,B EP 0801840 A1 JP 10500560 T WO 9629777 A1	08-10-1996 23-04-1997 22-10-1997 13-01-1998 26-09-1996
US 5339236	A	16-08-1994	JP 2783044 B2 JP 5276737 A	06-08-1998 22-10-1993
US 4777577	A	11-10-1988	US 4809152 A US 4636930 A US 4679134 A US 4897774 A US 4999761 A	28-02-1989 13-01-1987 07-07-1987 30-01-1990 12-03-1991
US 5532916	A	02-07-1996	JP 2104979 C JP 6165482 A JP 8028965 B US 5623222 A DE 69319512 D1 DE 69319512 T2 EP 0585925 A2 EP 0822478 A2 US 5461557 A	06-11-1996 10-06-1994 21-03-1996 22-04-1997 13-08-1998 28-01-1999 09-03-1994 04-02-1998 24-10-1995